AMENDMENTS TO THE SPECIFICATION

Page 4, replace the paragraph beginning at line 17 with the following paragraph:

According to the present invention, an information processing apparatus includes: a clock generating circuit generating an internal clock signal having a frequency which is the same as or is a multiple of the frequency of the reference clock signal by changing an oscillating cycle of a clock signal; and a control circuit setting a first initial value in the clock generating circuit on the basis of an instruction from the outside. The clock generating circuit includes a multiplication circuit, and the multiplication circuit includes: a first counter receiving the first initial value from the control circuit, adjusting a first count value to specify the oscillating cycle of the clock signal by using the first initial value as an initial count value, and outputting the first count value; and an oscillation circuit receiving the first count value from the first counter and oscillating the clock signal on the basis of the first count value.

Page 6, insert the following paragraph at the end of the page:

Fig. 20 is a circuit diagram showing a configuration of a fuse circuit.

Page 8, replace the paragraph beginning at line 17 with the following paragraph:

Delay line 30 receives an output signal from inverter Iv1, delays the signal only by delay time specified by a delay signal /WL received from digital counter 32 and outputs a delay clock DL-OUT. OR gate 36 computes OR of delay clock DL-OUT and a signal DL-SET outputted from controller 40. AND gate 38 computes AND of an output signal from OR gate 36 and a signal DL-ACT outputted from controller 40 and outputs the result of computation as multiplied

Application No.: 10/646,823

clock N-OUT. Inverter [Inv1] <u>Iv1</u> outputs a signal obtained by inverting multiplied clock N-OUT to delay line 30.

Page 18, replace the paragraph beginning at line 15 with the following paragraph:

Although it has been described that storage unit 13 takes the form of a nonvolatile readable/writable storing device which is, for example, a flash memory, when information processing apparatus 1 is used under predetermined conditions of the frequency of the reference clock and the multiple ratio, the count value becomes an almost stable constant value. Therefore, it is possible to construct storage unit 13 by a fuse circuit, as shown in Fig. 20, and store the count value by laser-trimming the fuse circuit.

Page 25, replace the paragraph beginning at line 7 with the following paragraph:

In such a case, storage unit 13 may take the form of a flash memory as described above or a fuse circuit as shown in Fig. 20. By laser-trimming a fuse element 130 in the fuse circuit, a measured count value may be stored. In such a manner as well, the value once measured by pulse counter 60 is stored in a nonvolatile manner and it becomes unnecessary to perform new measurement.